

10/29/04
08

2/9/04

EXAMINER'S AMENDMENT

1. An examiner's amendment to the record appears below. Should the changes and/or additions be unacceptable to applicant, an amendment may be filed as provided by 37 CFR 1.312. To ensure consideration of such an amendment, it **MUST** be submitted no later than the payment of the issue fee.

Authorization for this examiner's amendment was given in a telephone interview with Mr. Kimton N. Eng, the applicant's attorney, on February 04, 2004.

IN THE CLAIMS:

- In claim 17, line 40, "a charge pump" has been changed to "a first charge pump".
- In claim 17, line 49, "a capacitor" has been changed to "a first capacitor".
- In claim 17, line 58, "a first phase detector" has been changed to "a third phase detector".
- In claim 17, line 65, "a second phase detector" has been changed to "a fourth phase detector".
- In claim 17, line 82, "a charge pump" has been changed to "a second charge pump".
- In claim 17, line 91, "a capacitor" has been changed to "a second capacitor".

Allowable Subject Matter

2. **Claims 17 – 22 are allowed, renumbered as 1 – 6, respectively.** The following is a statement of reasons for the indication of allowable subject matter:

Regarding to the claimed invention, the prior art of record fails to show or render obvious of a packetized dynamic random access memory comprising: a phase detector for generating a

Best Available Copy

Art Unit: 2631

control signal based on the phase relationship between two clock signals, which includes two phase detector circuits that each provide to a charge pump or a phase dependent signal source to select signals based on the phase relationship of the clock signals. The charge pump receives the select signals and produces a current output signal according to combination of the selected signals from the phase detector circuits. The current output signal may be converted into a control signal by connecting a capacitor to the output of the charge pump. Substantially and significantly, the phase detector produces a non-varying control signal when the two clock signals have a predetermined phase relationship as emphasized in claim 17. The control signal may be used to adjust the delay value of a voltage-controlled delay circuit to adjust the phase relationship between the two clock signals.

Conclusion

3. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Gans et al. (U.S. patent #. 6,438,043 B2) discloses an adjustable I/O timing from externally applied voltage.

Momtaz (U.S. patent # 5,945,855) discloses a high-speed phase locked loop having high precession charge pump with error cancellation.

Harrison (U.S. patent # 5,940,609) discloses a synchronous clock generator including a false lock detector.

Waizman (U.S. patent # 5,410,263) discloses a delay line loop for on-chip clock synthesis with zero skew and 50% duty cycle.

Koker (U.S. patent # 5,120,990) discloses a method and its corresponding apparatus for generating multiple phase clock signals and phase detector therefor.

Contact Information


4. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Dung X. Nguyen whose telephone number is (703) 305-4892. The examiner can normally be reached on Monday through Friday from 9:00 AM to 6:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mr. Ghayour Mohammad H can be reached on (703) 306.3034. The fax number for this group is (703) 872-9314.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 305-4700.

DXN

February 05, 2004

A handwritten signature in black ink, appearing to be 'DXN', with a long horizontal stroke extending to the right.

11/3/04

EXAMINER'S AMENDMENT

1. An examiner's amendment to the record appears below. Should the changes and/or additions be unacceptable to applicant, an amendment may be filed as provided by 37 CFR 1.312. To ensure consideration of such an amendment, it MUST be submitted no later than the payment of the issue fee.

Authorization for this examiner's amendment was given in a telephone interview with Mr. Kimton N. Eng, the attorney's applicant, on October 22, 2004.

IN THE FIGURES (filed on September 07, 2004):

- In figure 8, on the left corner, at the end of the box 446, a legend of "CLOCK GENERATOR CIRCUIT" within a small box and marked as 447 have been inserted.

IN THE AMENDMENTS OF SPECIFICATION (filed on September 07, 2004):

- On page 2, "are" recited on line 8 has been changed to "is". Also, on line 17, after "sequence 460.", "The command buffer 446 includes a clock generator circuit 447 according to embodiment of the present invention to generate the clock signal for synchronizing the received command packets from the command bus 450." has been inserted.

IN THE CLAIMS:

- In claim 17, "first" first recited on line 25 has been changed to "the first", "signal" recited on line 25 has been changed to "signals", "the" recited on line 52 has been changed to "a", and "couple" recited on line 84 has been changed to "to couple".

Allowable Subject Matter

2. **Claims 17 – 22 are allowed, renumbered as 1 – 6, respectively.** The following is an examiner's statement of reasons for allowance:

Regarding to the claimed invention, the prior art of record fails to show or render obvious of a packetized dynamic random access memory, comprising:

At least one array of memory cells to store data in responsive to a command word;

A row address to receive and decode the row address, and select a row of memory cells corresponding to the row address responsive to the command word;

A column address to receive or apply data to one of memory cells in the selected row corresponding to the column address responsive to the command word;

A data path circuit to couple data between an external terminal and the column address circuit responsive to the command word; and

A command data latch circuit for storing a command data packet at a time determined from a command clock signal, comprising:

- A first delay-locked loop having a first voltage controlled delay circuit receiving a reference clock signal and generating a sequence of clock signals increasing delayed from the reference clock signal to a last clock signal by delaying the reference clock signal by respective delays that are a function of a first control signal, and a first phase detector comparing the phase of a first and second clock signals in the sequence and generating the first control signal as a function of the phase difference therebetween, comprising:

- A first phase detector circuit having first and second input terminals coupled to receive the first and second clock signals, respectively, and an output terminal, the first phase detector producing a first select signal having duty cycle according to the phase relationship between a first edge and second edge of the first and second clock signals in the sequence;
- A second phase detector circuit having first and second input terminals coupled to receive the first and second clock signals, respectively, and an

output terminal, the second phase detector producing a second select signal having duty cycle according to the phase relationship between a first edge and second edge of the first and second clock signals in the sequence;

- A first charge pump having first and second input terminals coupled to the output terminals of the first and second phase detector circuits and an output terminal, the first charge pump producing a non-varying control signal responsive to a first combination of logic levels of the first and second select signals, and increasing control signal responsive to a second combination of logic levels of the first and second select signals, and a decreasing control signal responsive to a third combination of logic levels of the first and second select signals; and
- A capacitor coupled to the output of the first charge pump;
- A second delay-locked loop having a second voltage controlled delay circuit receiving a master clock signal and generating a reference clock signal having delay relative to the master clock signal that is a function of a second control signal, and a second phase detector comparing the phase of a select one of the clock signals in the sequence and generating the second control signal as a function of the phase difference therebetween, comprising:
 - A third phase detector circuit having first and second input terminals coupled to receive the master clock signal and the selected one of the clock signal in the sequence, respectively, and an output terminal, the third phase detector producing a first select signal having duty cycle according to the phase relationship between a first edge and second edge of the master clock signal and the selected one of the clock signals in the sequence;
 - A fourth phase detector circuit having first and second input terminals coupled to receive the master clock signal and the selected one of the clock signals in the sequence, respectively, and an output terminal, the fourth phase detector producing a second select signal having duty cycle according to the phase

relationship between a second edge and second edge of the master clock signal and the selected one of the clock signals in the sequence;

- A second charge pump having first and second input terminals coupled to the output terminals of the third and fourth phase detector circuits, the second charge pump producing a non-varying control signal responsive to a first combination of logic levels of the first and second select signals, and increasing control signal responsive to a second combination of logic levels of the first and second select signals, and a decreasing control signal responsive to a third combination of logic levels of the first and second select signals; and
- A capacitor coupled to the output of the second charge pump;
- A multiplexer coupled to the first delay-lock loop to receive the clock signals in the sequence and coupled one of the clock signals in the sequence to the clock input of the latch circuit, the clock signal coupled to the latch circuit being selected by the multiplexer as a function of a select signal applied to a control input of the multiplexer; and
- A select circuit determining which of the clock signals from the first delay-lock loop should be used to cause the latch circuit to store the command data packet and generating the select signal corresponding thereto.

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

Contact Information

3. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Dung X. Nguyen whose telephone number is (571) 272-3010. The examiner can normally be reached on Monday through Friday from 8:00 AM to 17:00 PM.

Art Unit: 2631

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mr. Ghayour Mohammad H. can be reached on (571) 272-3021. The fax phone numbers for this group is (571) 273-3021.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (571) 272-2600.

DXN

October 24, 2004

M. GJ-
MOHAMMED GHAYOUR
SUPERVISORY PATENT EXAMINER

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☒ **BLACK BORDERS**
- ☐ **IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- ☐ **FADED TEXT OR DRAWING**
- ☐ **BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- ☐ **SKEWED/SLANTED IMAGES**
- ☐ **COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- ☐ **GRAY SCALE DOCUMENTS**
- ☐ **LINES OR MARKS ON ORIGINAL DOCUMENT**
- ☐ **REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- ☐ **OTHER:** _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.